This paper presents a multilevel multistage inverter design and its corresponding control strategy. The hybrid inverter has a high voltage stage composed of the six-switch conventional three phase inverter with its output connected in series with the outputs of three-level H-bridge medium and low voltage stages. The voltage ratio has been selected to enable both one state -approximation and PWM control modes effectively. The suggested control strategy has been developed to ensure minimum switching losses focusing on holding the higher voltage stage state as long as it is feasible.
INTRODUCTION
Multilevel inverters have been introduced to enable the construction of inverters of voltage ratings beyond the switching devices capability. Other advantages of this type of inverters are the ability to produce less distorted waveforms and the reduced dv/dt in its output. The basic multilevel inverter topologies which are the neutral point clamped, flying capacitors and the series connected H-cells enable the construction of inverters with any number of levels theoretically. Due to the increased circuit complexity, number of series connected devices and cost, the number of levels of practical multilevel inverters with the basic topologies is very limited. Modifications have been introduced on the basic topologies. The number of levels of the symmetrical multilevel inverter is linearly proportional to the number of devices. The asymmetrical multilevel inverter obtained by supplying various input ports with different voltages can have a number of levels exponentially proportional to the number of devices. Therefore this choice has been adopted by many studies. The design of the inverter can be further optimized by hybridization, where the multilevel inverter is constructed from inverter stages of different types, topologies and/or voltage levels. Asymmetrical multilevel inverter has been obtained in various ways. The cascaded H-bridge cells topology is the most common due to its modular structure and simple circuit. Among the first reports is the combination of two Hbridge inverters fed with different DC input voltages. It has been shown that when the DC voltages are related by the ratio of 1:3 the maximum output resolution, i.e. number of levels, can be obtained [1] . The voltage ratio selection rules have been identified in following studies [2] , [3] which introduced two conditions for voltage ratios selection; the uniformity of the steps and the modulation condition. The uniformity of the steps is insured if the inverter output voltage levels are evenly spaced. While the modulation condition is satisfied if any two adjacent levels can be achieved by changing the switching state of the lowest voltage inverter only and holding the state of the higher voltage cells. The last condition meant to ensure no high switching frequency at the high voltage stage. Some studies [4] [5] [6] did not consider the condition of the modulation instead the number of levels has been maximized by selecting input voltages of the two or three-stage inverters related by ratio 3. In all these studies, the carrier-based or the space vector PWM control have not been considered, instead selected harmonics elimination [4] or the one switching state per sampling interval [6] has been adopted assuming that the inverter high resolution can ease the need for PWM control. The desirable characteristics of hybrid multilevel inverter can be summarized by: i. High number of levels -to-switching devices ratio. ii. Capability of effective PWM control. iii. Low cost of the DC supplies circuit. iv. Good utilization of the inverter elements. The asymmetrical multilevel inverter of ratio-3 fed cascaded inverter provides the highest number of levels-to-circuit elements ratio but this design requires high number of isolated DC supplies making DC supply circuit rather complicated, costly and operating with highly reactive current. Also PWM control of this inverter leads to high switching frequency of the high voltage stage. This paper presents a modification of the ratio-3 supplied asymmetrical multilevel inverter by replacing the higher voltage stage of three single-phase H-bridge inverters by a three-phase six switch inverter. This arrangement has been used in the two-stage, 6-level inverter topology presented in [7] . A novel one state per sampling interval control algorithm has been developed and presented.
INVERTER STRUCTURE, VOLTAGE VECTORS AND SWITCHING STATES
The cascaded H-bridges inverter has the disadvantage of expensive dc sourcing. For a 3-stage inverter nine isolated dc supplies are required. These supplies operate with high reactive power and peak-to-average current ratio. In the proposed design, the high voltage three H-bridge inverters have been replaced by one six switch three phase inverter; this reduces the number of high voltage supplies to one and the reactive power requirement for this stage, and hence the cost and losses of dc sourcing. The inverter, as shown in Fig. 1 , is composed of the "main" high voltage six-switch inverter with each output line connected in series to two cascaded single-phase full bridge inverters. The main and H-bridge cells are fed by isolated dc sources of a different values related by the ratio 3. The justification of this voltage ratio is presented in the following subsection.
The Voltage Vectors and Inverter States
The voltage vectors of the three-stage inverter can be determined graphically by superimposing the vector diagram corresponding to three stages. The full vector diagram can be achieved by positioning vectors corresponding to medium stage at the tip of each of the seven vectors corresponding to high voltage stage. Then, to include the effect of the low voltage stage, the low voltage vectors are added at the tip of the medium voltage vectors. The resultant vector diagram, with the voltage ratios indicated in Fig.1 , is shown in Fig. 2. Fig.2 shows the virtues of ratio-3 selection which are besides the evenly spaced 18-level inverter vectors, the capability for PWM operation without high frequency switching of the high and medium stages. Where almost any voltage vector located in the grand hexagon of Fig. 2 is located inside one of the smallest hexagons formed by the low voltage stage vectors. Therefore any reference vector can be achieved by fixing the high and medium stages states and operate the low voltage stage to produce the three vectors nearest the reference vector with suitable duty ratios in a way similar to that given in [8] .
It is highly desirable for the switching frequency of the high voltage inverter to be minimized. The control algorithm explained in the next section aims to hold the high voltage vector as long as the reference vector can reached through this high voltage vector. We will refer to the hexagonal area marked by the vectors reachable through a given high state vector by its domain. 
THE CONTROL STRATEGY
The flow diagram of the control algorithm is shown in Fig.  4 
IMPLEMENTATION
The control algorithm explained in the past section has been implemented by the controller board eZdsp F2812. The 150MHz, fixed point, low cost CPU, ran the algorithm with a sampling frequency acceding 25kHz and using the on-chip memory only reflecting the computational efficiency of the control algorithm. voltage amplitude where the step dc voltage (Vs) is assumed to be equivalent to (10) 16. The maximum reference amplitude (FF)16 has been set to be corresponding to a reference amplitude of almost 16Vs. This limit is justified by the fact the maximum norm of reference vector that is certain to be within the hexagon must be less than 15.588Vs. Although the resolution of this representation is 1.875°/bit and this is not the maximum resolution permitted by the 8-bit representation but this system allows direct determination of the operating sector as the 3 MSBs of the angle byte which saves computational time. On the other hand, the minimum angle between any two adjacent voltage vectors of the 18-level inverter is about 2.83°.
RESULTS
The suggested inverter circuit and the control algorithm have been simulated to verify their validity. With a reference sinusoidal of 50Hz and magnitude control ratio of 80%, the resultant switching signals of the three stages as well as the load phase voltage waveform are shown in Fig.  4 . The results show that the high voltage stage basically operates in square wave mode. The medium voltage switching frequency is at least three times that of the high voltage stage. In the particular simulation conditions the low voltage frequency is more than 15 times higher than that of high voltage stage. This number depends, however, on the magnitude control ratio.
The measured waveforms with same 80% reference amplitude are shown in figure 5 . These measurements reflect, besides the quality superiority of the proposed inverter, that the inverter design meets its objectives regarding the switching frequencies at various stages. 
CONCLUSION
In conclusion, we have presented a novel control strategy for the three-stage 18-level inverter. The described strategy exploits the inverters high resolution to approximate any reference vector by one of inverter vectors. The suggested strategy has been tested on low memory, fixed point processor DSP card and some details about this implementation have been given.
